Part Number Hot Search : 
1117AS AN30X0A SMCJ3 R1100 AN1191 74LV2 F1205 101M35
Product Description
Full Text Search
 

To Download SC2677 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Dual Synchronous Voltage Mode Controller with Current Sharing Circuitry
POWER MANAGEMENT Description
The SC2677 is a versatile 2 phase, synchronous, voltage mode PWM controller that may be used in two distinct ways. First, the SC2677 is ideal for applications where point of use output power exceeds any single input power budget. Alternatively, the SC2677 can be used as a dual switcher. The SC2677 features a temperature compensated voltage reference, an under voltage lockout over current protection and internal level-shifted, highside drive circuitry. In current sharing configuration, the SC2677 can produce a single output voltage from two separate voltage sources (which can be different voltage levels) while maintaining current sharing between the channels. Current sharing is programmable to allow loading each input supply as required by the application. In dual switcher configuration, two feedback paths are provided for independent control of the separate outputs. The device will provide a regulated output from flexibly configured inputs (3.3V, 5V, 12V), provided 5V is present for VCC. The phasing between the two switchers is adjustable to minimize the input and output ripple.
SC2677
Features
300kHz to 1MHz externally programmable frequency operation Soft Start and Enable function Power Good output provided Under voltage short circuit protection Phase-shifted switchers minimize ripple High efficiency operation, >90% Programmable output(s) as low as 0.5V Industrial temperature range TSSOP-20 package Bias voltage as low as 4.5V Adjustable phase shift between channels Tw o Phase, Current Sharing Controller Flexible, same or separate VIN Programmable current sharing Thermal distribution via multi-phase output
Applications
Graphics cards Peripheral add-in card Dual-Phase power supply Power supplies requiring two outputs
Simplified Application Schematic
+5V M1 C1 M2 C2 +12V C3 L1 1 2 Vout1
PWRGD ENABLE R1 C5 R4 20 19 18 17 16 15 14 13 12 11
1uF
R2
R3 C4
PS HA ING
S /E S NA
-IN1
CO P M1
B T1 S
DH1
DL1
P RG WD
B TC S
G ND
R5 R6 0R0
R7
U1
FRE Q VF RE + IN2 V CC
SC2677
CO P M2 P ND G B T2 S DH2 -IN2 DL2 C6
10
R8
1
2
3
4
5
6
7
8
C7 R11 R10 +3.3V C8 +12V
9
R9
L2 1 M3 C9 M4 C10 2
Vout2
Revision: NOV. 15, 2004
1
www.semtech.com
SC2677
POWER MANAGEMENT Absolute Maximum Rating
Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.
Parameter VCC to GND PGND to GND BST1, BST2 to GND BSTC to GND -IN1, +/-IN2 to GND COMP1, COMP2 to GND DH1, DH2 to GND DL1, DL2 to GND
Symbol VIN
Limits -0.3 to 15 1 -0.3 to 20 -0.3 to 20 7 7 -0.3 to 20 -0.3 to BSTC + 0.3 -3 peak (50nS)
(1)
Units V V V V V V V V V V V V C/W C/W C C C C
PWRGD to GND PHASING SS/ENA to GND Thermal Resistance Junction to Case Thermal Resistance Junction to Ambient Operating Ambient Temperature Range Operating Junction Temperature Range Storage Temperature Range Lead Temperature (Soldering) 10 sec JC JA TA TJ TSTG TLEAD
VCC + 0.3 7 -0.3 to 7 17 90 0 to 70 0 to 125 -65 to +150 300
Electrical Characteristics
Unless Specified: VCC = 4.75 to 5.25V, GND = PGND = 0V, FB = VO, TJ = 25C, VBSTC = VBST = 12V
Parameter Output Voltage Supply Voltage Supply C urrent UVLO UVLO Hysteresi s Reference Reference Load Regulati on Reference Li ne Regulati on Output Li ne Regulati on Gai n (Gm) (Error Ampli fi er) Bi as C urrent Offset (Slave Error Ampli fi er) Max C urrent (Error Ampli fi er)
C onditions VOUT = VFB V CC VCC = 5.0 VCC Ramp up Threshold V CC
Min 0.495 4.5
Typ 0.500
Max 0.505 15
U nits V V mA V mV V
10 2.84 100 0.5
VREF source 10uA ~ 100uA 5V < V C C < 15V 5V < VIN < 15V C OMP pi n source 100uA 4 -2 Source Si nk 200 400 5 -1 250 460
0.2 0.7 0.7 6 0
% % % mA/V mV uA uA
Input Bi as C urrent Short C i rcui t Protecti on Threshold Osci llator Frequency Range
-IN1, +IN2, -IN2 45 300 55
2 65 1000
A % kHz
(c) 2004 Semtech Corp.
2
www.semtech.com
SC2677
POWER MANAGEMENT Electrical Characteristics (Cont.)
Unless Specified: VCC = 4.75 to 5.25V, GND = PGND = 0V, FB = VO, TJ = 25C, VBSTC = VBST = 12V
Parameter Oscillator Frequency Oscillator Max Duty Cycle Phasing of DH2 and DL1 DH Sink Current DH Sink Current DH Source Current DH Source Current DL Sink Current DL Sink Current DL Source Current DL Source Current Dead Time Soft Start Charge Current (2) Soft Start Enable Soft Start End Soft Start Transition Threshold(2) Power Good Threshold Power Good Pull Down
Conditions RSET = 2.5kohm FOSC = 500kHz VPHASING = 0.585V DH - PGND = 3.5V DH - PGND = 2.5V BSTH - DH = 3.75V BSTH - DH = 3V DL - PGNG = 3.5V DL - PGND = 2.5V BSTL - DL = 3.75V BSTL - DL = 3V Note 5
Min 450 86
Typ 500 90 180
Max 550
Units kHz % C A A A A A A A A
1.7 0.85 1.7 0.85 1.7 0.85 1.7 0.85 50 85 50 120
ns A mV mV V
0% duty cycle 100% duty cycle Synchronous mode VOUT ramping up Sink Current = 2mA 83%
400 825 1.22 88% 93% 0.4
VOUT V
NOTES: (1) Measured from 50% to 50% pulse amplitude. (2) The soft start pin sources 50A to an external capacitor. The converter operates in synchronous mode above the soft start transition threshold and in asynchronous mode below it. (3) Power good is an open collector output which is pulled low when the output voltage is under 75%. (4) This device is ESD sensitive. Use of standard ESD handling precautions is required. (5) 120ns maximum at 70C.
Marking Information
(TSSOP-20)
TOP yyww = Datecode (Example: 9908) xxxx = Semtech Lot # (Example: 90101)
(c) 2004 Semtech Corp. 3 www.semtech.com
SC2677
POWER MANAGEMENT Pin Configuration
Top View
Ordering Information
D evice(1) SC 2677TSTR SC 2677TSTRT(2) SC 2677EVB-1 SC 2677EVB-2 P ackag e TSSOP-20 TSSOP-20 C urrent Share Evaluati on Board D ual C hannel Evaluati on Board
Notes: (1) Only available in tape and reel packaging. A reel contains 2500 devices. (2) Lead free package.
(TSSOP-20 Pin)
Pin Descriptions
EXPANDED PIN DESCRIPTION Pin 1: (VREF) Internal 0.5V reference. Connected to the + input of the master channel error amplifier. Pin 2: (FREQ) External frequency adjustment. Connect a resistor to AGND to set the switching frequency. Please see more information in Application section. Pin 3: (VCC) Bias pin for the controller. Connect a ceramic decoupling capacitor from this pin to AGND with minimum trace length. Pin 4: (+IN2) "+" input of the slave error amplifier. Pin 5, 16: (-IN2, -IN1) "-" inputs of the error amplifiers. Pin 6, 15: (COMP2, COMP1) Compensation pins of the error amplifiers. Pin 7, 14: (BST2, BST1) Supply pins for the high side drivers. Usually connected to bootstrap circuit. Pin 8, 13: (DH2, DH1) Gate drive pins for the top MOSFETs. Requires a small series resistor. Pin 9, 12: (DL2, DL1) Gate drive pins for the bottom MOSFETs. Requires a small series resistor.
(c) 2004 Semtech Corp. 4
Pin 10: (PGND) Power GND. Return of the high side and low side gate drivers. Pin 11: (BSTC) Supply pin for bottom MOSFET gate drivers. Pin 17: (PHASING) This pin controls the phase shift between master and slave for optimum noise immunity. Use a resistive divider from the FREQ pin (pin 2) to AGND, and connect the tap of the resistive divider to pin 17. Please see more information in Application section. Pin 18: (SS/ENA) Soft start pin. Connect a ceramic capacitor from this pin to AGND, and there is an internal current source charging up this capacitor during soft start. The PWM operation can be disabled if this pin is pulled low. Pin 19: (PWRGD) Power good signal. This is an open collector output. It is pulled low internally if output voltage is outside the power good window. Pin 20: (GND) Analog GND. Return of the analog signals and bias of the chip.
www.semtech.com
SC2677
POWER MANAGEMENT Block Diagram
1.25V 50uA
NOTES (1) Channel 1 is the Master and Channel 2 is the Slave in current sharing configuration. (2) For dual output operation, tie +IN2 to VREF and the two PWM channels are independent.
(c) 2004 Semtech Corp.
5
www.semtech.com
+3.3V M1 IPD06N03LA R1 C5 M3 1000uF C21 IPD06N03LA 1nF R24 7.50K R26 3.74K C24 C25 1uF 0.1uF R10 C26 1.00K 19 18 17 16 15 14 13 12 11 220nF R14 12.1K 10uF 10uF C47 C48 C49 10uF C19 1800uF C20 1800uF C55 1800uF C56 1800uF 1.78K 1uF 220nF R8 +Vout 1.4V/16A C23 C37 R2 0R0 1.0
77120-A7,2XAwg18,8 Turns,4mohm L1 2 1 2uH
C1
C2
C3
C4
2 Channels with Current Sharing
20
-IN 1
GND
BST1
DH 1
DL1
PWRGD
SS/ENA
R19
PHASING
U1
C33 DH2 DL2 PGND 220nF R21 C12 301 10uF VR EF FR EQ VC C +IN2 -IN 2 COMP2 BST2
SC2677
5.9K
COMP1
1
2
3
4
5
6
7
8
9
10
BSTC
(c) 2004 Semtech Corp.
10uF
10uF
1000uF
1000uF
POWER MANAGEMENT Evaluation Schematic
+12V
R5
PWRGD
7.5K
ENABLE
C28
R13
1.0uF
4.6k
6
C35 220nF C38 C39 1uF 1uF R32 0R0 M5 R22 2.49K 77120-A7,2XAwg18,8 Turns,4mohm L2 2 1 2uH R35 1.0 M7 C60 IPD06N03LA 1nF IPD06N03LA C42 1000uF
C13 10uF
C14 10uF
C15 10uF
C16 10uF
C45 10uF
C46 10uF
C36
0.1uF
R31 R36 0R0
2.2
+5V
C40
C41
SC2677
www.semtech.com
10uF
10uF
SC2677
POWER MANAGEMENT Applications Information - Theory of Operation
Main Loop(s) The SC2677 is a dual, voltage mode synchronous Buck controller. The two separate channels are identical and share only IC supply pins (Vcc and GND), output driver ground (PGND) and pre-driver supply voltage (BSTC). They also share a common oscillator generating a sawtooth waveform for channel 1 and an dephased sawtooth for channel 2. Channel 2 has both inputs of the error amplifier uncommitted and available externally. This allows the SC2677 to operate in two distinct modes. a) Two independent channels with either common or different input voltages and different output voltages. The two channels each have their own voltage feedback path from their own output. In this mode, positive input of the error amplifier 2 is connected externally to Vref. If the application uses a common input voltage, the sawtooth phase shift between the channels provides some measure of input ripple current cancellation. It is possible to sequence the start up of the channel with an RC delay between the reference and +IN2. The capacitor will be internally reset during UVLO and soft start. b) Two channels operating in current sharing mode with common output voltage and either common input voltage or different input voltages. In this mode, channel 1 operates as a voltage mode Buck controller, as before, but error amp 2 monitors and amplifies the difference in voltage across the output current sense resistors of channel 1 and channel 2 (Master and Slave) and adjusts the Slave duty cycle to match output currents. To controller also works well for using the output choke winding resistance as current sensing element (please refer the application schematic for details). The amount of the current of the slave channel vs.. the master channel can be programmed according to the application. This feature is especially useful when two input sources are used and each source has its power budget. The offset of the current sharing error amplifier is trimmed whthin the range of -2mV to 0. The polarity being such that the slave is OFF if the master has no current. Power Good
(c) 2004 Semtech Corp.
The controller provides a power good signal. This is an open collector output, which is pulled low if the output voltage is outside of the power good window. Soft Start/Enable The Soft Start/Enable (SS/ENA) pin serves several functions. If held below the Enable threshold, both channels are inhibited. DH1 and DH2 will be low, turning off the top FETs. Between the Soft Start Enable threshold and the Soft Start End threshold, the duty cycle is allowed to increase. At the Soft Start End threshold, maximum duty cycle is reached. In practical applications the error amplifier will be controlling the duty cycle before the Soft Start End threshold is reached. To avoid boost problems during start-up in current share mode, both channels start up in asynchronous mode, and the bottom FET body diode is used for circulating current during the top FET off time. When the SS/ENA pin reaches the Soft Start Transition threshold, the channels begin operating in synchronous mode for improved efficiency. The soft start pin sources approximately 50uA and soft start timing can be set by selection of an appropriate soft start capacitor value. Frequency Set and Phasing The switching frequency can be programmed by connecting a resistor from the FREQ pin to AGND. The PHASING pin controls the phase shift between the master sawtooth and slave sawtooth which allows the adjustment of the phase shift for maximum noise immunity by controlling the timing between master and slave transition. A resistive divider is used from the FREQ pin to AGND and the divided voltage is fed to the PHASING pin as depicted.
R13 20 19 18 17 16 15 14 13 12 DL1 DL2 9 11 10 PGND BSTC 3.57K
PHASING
SS/ENA
COMP1
BST1 BST2 7
-IN1
R19 3.92K
U1
FREQ VREF +IN2 VCC
PWRGD
GND
SC2677
COMP2 DH2 8 -IN2
1
2
3
4
5
6
DH1
7
www.semtech.com
SC2677
POWER MANAGEMENT Applications Information
(R 13+ R 19) v s.O scillato r F re q u e n cy 1000 Oscillator Frequency (kHz) 900 800 700 600 500 400 300 4 6 8 10 12 14 16 18 20 (R 13+ R 19) (ko h m)
Vp h a sin g v s P h as e S h ift
It is important to keep the gate traces short, the IC must be close to the power switches. It is recommended to use at least 25 mil width or wider trace when ever possible. A good placement can help if the controller is placed in the middle of the two PWM channels. Grounding requirements are always important in a buck converter layout, especially at high power. Power ground (PGND) should be returned to the bottom MOSFET source to provide the best gate current return path. Analog ground (GND) shape should be used for the anaglog returns such as chip decoupling, frequency setiing, reference voltage (or soft starting cap), and the compensation. This groung shap should be single point connected to the PGND shape near the ground side of the output capacitors. This will provide noise free analog ground for operation stablity, and also provide best possible remote sensing for the feedback voltage. In case two output rails need to be regulated, the AGND shape should single point connected to the geometrica center of the PGND for the two point of loads. The single ponit tie is a must to prevent the power current from flowing on the AGND shape, so that the analog circuitry in the controller has an electrically quiet reference and to provide the greatest noise free operation. Keep in mind that the AGND pin is never allowed to have bigger than 1V voltage difference vs the PGND pin. This usually achievable by using a ground plan for PGND in PCB layout. Using ground plane for PGND can reduce the physical separation between the two grounds, such that even the fast current transitions in the PGND plane can not generate voltage spikes exceeding the 1V level, therefore preventing unstable and erratic behavior from happening. The feedback divider must be close to the IC and be returned to analog ground. Current sense traces must be run parallel and close to each other and to analog ground. The IC must have a ceramic decoupling capacitor across its supply pins, mounted as close to the device as possible. The small ceramic, noise-filtering capacitors on the current sense lines should also be placed as close to the IC as possible.
180 160 140 Phase (deg) 120 100 80 60 40 20 0 0 .5 5 0 .6 0 0 .6 5 0 .7 0 0 .7 5 0 .8 0 0 .8 5 0 .9 0
V p h a s in g (V )
Shutdown The output short circuit protection is done by output undervoltage detection. Upon output short circuit and when the output voltage drops bellow a certain percentage of the regulation target (see elctrical characteristics table for details, the PWM will be disabled and the output will be dsiabbled and latched off. The latch can be reset by power cycling. Layout Guidelines Power and signal traces must be kept separated for noise considerations. Feedback, current sense traces and analog ground should not cross any traces or planes carrying high switching currents, such as in the input loop or the phase node. The input loop, consisting of the input capacitors and both MOSFETs must be kept as small as possible. Since all of the high switching currents occur in the input loop, the enclosed loop area must be kept small to minimize inductance and radiated and conducted noise emissions. Designing for minimum trace length is not the only factor for best design, often a more optimum layout can be achieved by keeping the wide trace and using proper layer stacking to minimize the stray inductance.
(c) 2004 Semtech Corp. 8
www.semtech.com
SC2677
POWER MANAGEMENT Outline Drawing - TSSOP-20
A e N 2X E /2 E1 P IN 1 IN D IC A T O R ccc C 2 X N /2 T IP S 123 e /2 B E D
D IM
A A1 A2 b c D E1 E e L L1 N 01 aaa bbb ccc
D IM E N S IO N S IN C H E S M IL L IM E T E R S M IN N O M M A X M IN N O M M A X
.0 4 7 .0 0 6 .0 4 2 .0 1 2 .0 0 7 .2 5 9 .2 5 5 .1 7 7 .1 7 3 .2 5 2 B S C .0 2 6 B S C .0 1 8 .0 2 4 .0 3 0 (.0 3 9 ) 20 0 8 .0 0 4 .0 0 4 .0 0 8 .0 0 2 .0 3 1 .0 0 7 .0 0 3 .2 5 1 .1 6 9 0 .0 5 0 .8 0 0 .1 9 0 .0 9 6 .4 0 4 .3 0 1 .2 0 0 .1 5 1 .0 5 0 .3 0 0 .2 0 6 .6 0 6 .5 0 4 .5 0 4 .4 0 6 .4 0 B S C 0 .6 5 B S C 0 .4 5 0 .6 0 0 .7 5 ( 1 .0 ) 20 0 8 0 .1 0 0 .1 0 0 .2 0
aaa C S E A T IN G PLANE
D A2 A H C A -B D GAGE PLANE 0 .2 5 (L 1 ) S E E D E T A IL L c
C bxN bbb
A1
01
S ID E V IE W
A
D E T A IL
A
NO TES: 1. 2. 3. 4. C O N T R O L L I N G D I M E N S I O N S A R E IN M IL L I M E T E R S ( A N G L E S I N D E G R E E S ) . DATUM S -A AND -B T O B E D E T E R M IN E D A T D A T U M P L A N E -H -
D IM E N S IO N S " E 1 " A N D " D " D O N O T I N C L U D E M O L D F L A S H , P R O T R U S IO N S OR G ATE BURRS. R E F E R E N C E J E D E C S T D M O - 1 5 3 , V A R IA T I O N A C .
Land Pattern - TSSOP-20
X
D IM
(C ) G Z C G P X Y Z
D IM E N S IO N S IN C H E S M IL L I M E T E R S
( .2 2 2 ) .1 6 1 .0 2 6 .0 1 6 .0 6 1 .2 8 3 ( 5 .6 5 ) 4 .1 0 0 .6 5 0 .4 0 1 .5 5 7 .2 0
Y P
NOTES: 1.
T H IS L A N D P A T T E R N IS F O R R E F E R E N C E P U R P O S E S O N L Y . C O N S U L T Y O U R M A N U F A C T U R IN G G R O U P T O E N S U R E Y O U R C O M P A N Y 'S M A N U F A C T U R I N G G U I D E L I N E S A R E M E T .
Contact Information
Semtech Corporation Power Management Products Division 200 Flynn Road, Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804
(c) 2004 Semtech Corp. 9 www.semtech.com


▲Up To Search▲   

 
Price & Availability of SC2677

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X